I. INTRODUCTION
T HE interest in patterning surfaces with micrometer resolution droplets has been growing fast in recent years, specially for photonics, molecular electronics, and biosensors. In particular, the accurate registry of small amounts of molecules or particles in well-defined areas along with their specific properties is of great significance for high sensitivity and fast screening applications. For such purposes, the combination of micro-electro-mechanical systems (MEMS) and CMOS circuits is very promising, as it has been proven in other fields when integrating sensors [1] - [4] , actuators [5] and RF devices [6] . From the technological viewpoint, microcantilevers are preferred for liquid dispensing, since they allow a direct patterning of the surface with different kinds of materials without any need for prefabricated patterns [7] . Furthermore, alignment of the tips with respect to specific regions on the surface is straightforward, since the cantilevers themselves can be used as displacement sensors if piezo-resistors are integrated in the same MEMS structure [8] . A dummy piezo-resistor is also introduced as a reference to cancel thermal, mechanical, and electrical noise and disturbing spurious from the weak stress signal. However, positioning problems arise in practice from the technological mismatching between these integrated piezo-resistive sensors. This paper presents a low-power multichannel CMOS digital read-out IC (ROIC) for differential piezo-resistive sensing as part of the positioning system of a liquid-dispensing MEMS. Parallel channel processing, including integrating A/D conversion, is implemented in this ROIC to narrow the equivalent noise bandwidth and minimize inter-channel crosstalk. In order to overcome possible issues from the mismatching of the integrated piezo-resistive sensors, a digital gain tuning mechanism is introduced for each individual reading channel. Moreover, very low-voltage circuit CMOS techniques compatible with single-battery operation are proposed to isolate ground and to obtain a compact packaging. The reported designs are also optimized for low-power consumption to prevent heating and drying the fluidic MEMS in future monolithic solutions. Section II introduces the MEMS scenario, while Section III proposes a suitable ROIC architecture. Then, very low-voltage and low-power CMOS circuit proposals for input gain tuning, differential pre-amplification, and integrating A/D conversion are described in Sections IV-VI, respectively. The overall ROIC design is detailed in Section VII, together with the experimental results of Section VIII. Finally, conclusions are summarized in Section IX.
II. MEMS DESCRIPTION
The general concept of the liquid-dispensing MEMS is illustrated in Fig. 1 : a set of cantilever-based micropipets equipped with their corresponding liquid reservoirs are operated in parallel to pattern arrays of microdoplets in a given surface. Piezoresistors are also integrated in the same cantilevers to sense the stress of the micropipet when its tip is in touch with the surface. In practice, the mismatch of these piezoresistors causes tilt errors when positioning the MEMS head respect to the patterned surface. As a consequence, both droplet diameter and shape created by each micropipet are nonuniform [8] . In order to compensate for such an issue, a dedicated ROIC is placed close to the fluidic MEMS.
In practice, a dummy micropipet is also included to cancel thermal, mechanical, and electrical piezo-resistance deviations. However, these integrated sensors exhibit very poor technological matching, as depicted in Fig. 2 , where and stand for the active and reference piezo-resistive sensors, respectively, while is the effective stress signal to be measured. From the same figure, it is clear that the main design bottleneck comes from the combination of both, the sensor mismatching and the amplitude of the dynamic disturbing signals. Such unwanted variations coming from the environment, even in pure common mode, are partly seen as an input differential residual due to the unbalancing between and , so they cannot be completely rejected just by differential reading.
Following Fig. 2 , the resulting disturbing residual after differential reading is about , which is for , and it cannot be compensated by digital postprocessing due to its dynamic nature. Hence, a calibration method for the gain of each read-out channel is required in the ROIC. This mechanism must compensate a maximum individual gain adjustment of up to , while ensuring a gain accuracy of , resulting in a gain dynamic range of 8+1 bit. In that case, the residual offset can still be up to , but this static component is easily compensable by digital postprocessing. Regardless, even if exact balancing is obtained between and after this gain calibration, the ROIC must exhibit a common mode rejection ratio (CMRR) as large as dB against the truly common disturbing signals.
III. ROIC ARCHITECTURE
Taking into account all of the specifications of Section II, the ROIC architecture of Fig. 3 is proposed, where stands for the sensors common bias voltage. Basically, the system behaves as four independent digital read-out channels, operating in parallel in order to reduce the equivalent noise bandwidth.
Signal processing starts by calibrating the individual sensor current bias around the common level with the current D/A converter (DAC), which allows the gain adjustment at each input according to . Then, pre-amplification and differential to single-ended conversion is performed through the operational transconductance amplifier (OTA), generating an stress effective current to be quantified during by the integrating A/D converter (ADC). Finally, the serial digital interface (I/O) is in charge of the sensor read-out and the programming-in for the individual channel gain calibration. Apart from the fine tuning of , the system also allows to change the common value for all channels as a coarse gain digital configuration .
IV. INPUT GAIN TUNING
The first step of the signal processing chain in Fig. 3 is to convert the piezo-resistance change of coming from the stress sensor into the voltage-domain signal by means of a constant current biasing . In order to cancel unwanted components not related with the stress measurement itself, the dummy sensor is included for the differential reading
As already explained, a fine balancing of the differential gain is required for the compensation of the technology mismatching between and , and between their sources as well. For such a purpose, the calibration of for each channel is proposed as (2) In fact, this strategy also allows the compensation of any unbalance coming from circuit asymmetries in the differential OTA of Section V. The current-mode DAC of Fig. 4 (upper) is proposed to control the value of through . Basically, M1 acts as a voltage controlled current source capable of adding to the biasing of according to the -based switched-capacitor DAC [9] and the chronogram of Fig. 4 (lower). This mixed DAC architecture is proposed to limit the technological matching requirements to a few passive components only. The basic operation of this equivalent current-mode DAC is as follows. First, the two capacitors and connected to the gate of M2 are precharged by setting , so , and , as , being the supply voltage. Second, is disconnected from , which in turn is serially programmed through the -based switched capacitor network (3) Once generated, the value of is dumped into the gate of M2 using the capacitive divider and and kept constant during the A/D conversion phase, typically around 1 ms, to yield (4) Choosing and in order to operate M1 and M2 in deep strong inversion, the resulting calibrating current can be expressed as (5) where and stand for the current factor and subthreshold slope, respectively, of the EKV MOSFET model [10] . This routine is repeated before every acquisition period in order to regenerate and avoid degradation of the internal analog memories and . Moreover, each channel includes its own DAC to allow fast gain calibration without crosstalk.
V. DIFFERENTIAL PRE-AMPLIFICATION
Following the general block scheme of Fig. 3 , this stage is devoted to translate the differential stress voltage into a singleended effective current for its subsequent integrating A/D conversion as (6) where stands for the differential transconductance gain. Typically, for a given k and A, the dynamic range of the differential stress signal is around mV V. Hence, the OTA block implementing this differential pre-amplification must provide in practice both a large to protect stress signal against circuit noise, together with a good CMRR to attenuate dynamic disturbing signals.
Based on the above requirements, the low-voltage OTA implementation of Fig. 5 is proposed. The circuit core consists of a differential input pair (M1-M2) followed by a folded cascode output stage (M3-M8). In this sense, M1-M2 are operated in weak inversion to optimize transconductance versus power consumption, while M3-M8 are biased in strong inversion for a lower technology mismatching.
The full nonlinear expression for the transconductance of the OTA presented in Fig. 5 is found to be (7) where is the thermal potential. Due to the limited range of the differential input signal , the maximum linearity errors at full-scale are below , so the equivalent transconductance of the OTA stage can be simplified to (8) For our purposes, a transconductance gain of is chosen in order to obtain an equivalent input integrated noise up to 1 kHz of V (including sources). Hence, the resulting dynamic range of the single ended effective current becomes A nA. Concerning the CMRR performance of Fig. 5 , circuit differential asymmetries and common biasing sensitivities limit its final value to (9) where stands for the unbalancing of between and , mainly due to the mismatching between M1 and M2 from technology, geometry, temperature or biasing asymmetries, while is the output impedance of . Either due to a perfect matching between the differential parts or due to a very high output impedance of the common biasing , rejection should tend to be ideal . Unfortunately, none of these scenarios are really feasible. In practice, large device areas must be selected for M1-M2 and long aspect ratios for the MOS devices of to meet the CMRR specifications of Section II. Also, due to the low-voltage operation of the ROIC, this rejection ratio can only be achieved for a limited range of the common-mode input voltage (10) Hence, the biasing level of the piezo-resistive sensors of Fig. 3 must be adjusted to ensure a suitable according to the characteristics of the sensor and the bias level programmed from the ROIC:
For the digital quantization of the quasi-static stress signal in Fig. 3 , the predictive ADC architecture of Fig. 6 is chosen, which is inspired in spike-counting A/D techniques applied in Fig. 6 . Architecture of the predictive ADC at block level.
neural networks [11] , [12] and digital imagers [13] - [15] . Basically, the pulse density modulation (PDM) stage is in charge of integrating the current-mode signal and pushing the quantization noise to higher frequencies. Then, the counter stage can filter such unwanted frequency components in the digital domain.
Its principle of operation is as follows: during initialization , both the analog integrator of the PDM stage and the digital counter are reset; once in conversion , the stress quasi-static current is integrated into ; when reaches the quantizer threshold (depending on the polarity of the stress signal ), the window comparator generates the corresponding pulse, which is sent to the digital counter and also fed back to the first stage as the reset signal , making to return to its zero signal level . The ideal waveforms of this operation cycle are illustrated in Fig. 8(a) . Due to the nature of the MEMS application of Fig. 1 , the scheme of Fig. 6 will be only operated in practice for a single phase, either positive or negative but not simultaneous. Hence, this predictive ADC behaves as having a single bit quantizer inside the PDM loop, with all of the advantages in terms of inner linearity and mismatching insensitivity.
At the end of the acquisition time , the integrating A/D conversion is completed and the state of the digital counter should be (12) where is the analog integrator capacitance. Hence, the overall gain of the ROIC for a relative piezo-resistance deviation is:
Typically, the integration of in the PDM stage of Fig. 6 is implemented using the circuit classical topology [16] , [17] of Fig. 7(a) : during initialization , the integration capacitor is reset, while the correlated double sampling (CDS) capacitor samples the output noise of the analog integrator; once in conversion , is integrated in and the series performs cancellation of the integrator offset and low-frequency noise at . However, due to the low-voltage supply operation of the switching devices, the event duration in Fig. 8(a) can not be null in practice. Hence, some time is lost at each pulse generation in order to reset the analog integrator, as depicted in Fig. 8(b) . According to Fig. 7(a) , no integration in is possible during this event time, so the resulting pulse frequency in Fig. 8(b) is decreased compared to the ideal case of Fig. 8(a) . This effect is specially important at full-scale of , where the pulse period is small and comparable to the reset time, so causing saturation of the ADC curve, as shown in the same Fig. 8 . Hence, reset time forces in general to waste more power in the analog blocks of the ADC for minimizing these nonlinearity problems.
In order to overcome this issue, the alternative analog integrator scheme of Fig. 7(b) is proposed, which does not use a hard short circuit but a novel switched-capacitor technique to reset . In this case, the principle of operation is as follows: during initialization , is reset, while remains connected to ; once in conversion , the stress quasi-static current is integrated in while is tracking the offset, the low frequency noise and the output signal itself of the amplfier; when the fixed threshold is reached, the window comparator generates the corresponding pulse, which is again sent to the digital counter, but in this case it also causes to be connected to the input of the analog integrator . As a result, the charge stored in is compensated by and the reset is performed. However, and unlike in the classical implementation of Fig. 7(a) , this novel strategy does not block the integration in during the event time, combining both the charge coming from and from as illustrated in Fig. 8(c) . In consequence, the pulse frequency is no longer dependent on the reset time and matches (12) . Furthermore, since is continuously sampling the offset and the low-frequency noise of the analog integrator, it already implements the CDS function.
Based on the new PDM scheme, low-voltage CMOS circuits are proposed in Fig. 9 for the analog integrator and the window comparator. The first stage is based on the single-transistor capacitive transimpedance amplifier (CTIA) built around M1. A second matched device M2 configured as active load is used to obtain the appropriate level together with a sufficiently low output impedance for the new reset scheme of Fig. 7(b) . In fact, by choosing the same ratio between of Fig. 9(a) and of Fig. 5 , the input of the CTIA is biased at the same potential as the gate of M7 in Fig. 5 . As a result, the node voltages of the OTA of Fig. 5 are fully balanced, and the CMRR is enhanced thanks to the corresponding decrease of in (9) . Concerning the window comparator, the dual n/pMOS structure of Fig. 9(b) is proposed. Apart from its low-voltage compatibility, the dynamic current biasing supplied by M3 due to the positive feedback from M4 allows both a static low-power consumption together with short transient times. Finally, the required threshold levels for the window comparator of Fig. 6 are obtained from the modular and floating generator of Fig. 10 . This CMOS circuit consists of two parts: a low-voltage stacked structure MA-MB, in charge of generating the relative threshold , and a switched-capacitor network to derive the absolute levels . Concerning the generation of , and supposing weak inversion conduction for devices and saturation for devices, each stacked block contributes to the total threshold with (14) It is interesting to note that the dependencies here and in (8) require a proportional-to-absolute temperature (PTAT) current reference like [18] for the biasing of the piezo-resistor sensor and the OTA block in order to cancel thermal dependencies on the final expression (12).
VII. SYSTEM DESIGN
Based on all of the low-voltage and low-power CMOS circuits proposed in Sections IV-VI, a complete quad-channel ROIC has been developed following Fig. 3 . The main design parameters for all of the ROIC blocks are summarized in Table I .
According to (8) , the transconductance of the preamplifier is chosen to be ms, while the Monte Carlo simulation in Fig. 11 reports a sufficiently large CMRR for V. Concerning the predictive A/D converter, the fixed threshold voltage of the PDM stage is designed through (14) , resulting in mV at room temperature. The remainder of the performance results from simulation are listed in Table II for their comparison with the experimental data of Section VIII. In this sense, the theoretical relative gain from (13) for k , A and ms returns an estimated , which agrees with the full-chip simulations of Fig. 12 . Finally, the complete ROIC has been integrated in 0.35-m CMOS 2-polySi 4-metal technology from AMS, as depicted in Fig. 13 .
VIII. EXPERIMENTAL RESULTS
Since the real scenario of Fig. 1 does not allow the separated characterization of the ROIC part, the specific setup of Fig. 14 has been developed for the detailed test of the integrated circuit of Fig. 13 . First, the sensor bias and calibration capabilities of the ROIC are verified using the low-noise current preamplifier SRS SR570, together with a standard oscilloscope Tektronix TDS2024. Second, the full signal processing chain, including the preamplification and integrating A/D conversion stages, is characterized using the ultralow-noise function generator SRS DS360, together with the multifunction synthesizer HP 8904A. In both cases, all of the digital I/O communications for programming and and reading are controlled through the logic analyzer Tektronix TLA 721.
The complete set of experimental results is reported in Table II and Figs. 14-17. Concerning the differential transfer curve of the ROIC, an equivalent gain of V is obtained from Fig. 15 . The dB error between the simulated and the experimental gain is probably due to deviations in (13) caused by process spread. The ADC transfer function is affected by a gain asymmetry between the positive and negative input range caused by the technology mismatching of in the generator of Fig. 10 . However, this gain error can be neglected here since the liquid-dispensing MEMS system of Fig. 1 does not require simultaneous reading of positive and negative input signals. Actually, the ROIC exhibits a remarkable linearity for each of the signal polarities, even well above the full scale. Since just a single polarity is required in each acquisition, the gain balancing can be obtained by simple scaling during postprocessing. The ROIC resolution is extracted from averaging several plots like Fig. 16 , but the value given in Table II is limited by the noise of the test setup. For the characterization of the CMRR, a common input voltage sweep is performed in Fig. 17 , measuring a sensitivity of less than 0.5 LSB for more than 100 mV of change in for all the tested samples. Hence, the equivalent CMRR is LSB V LSB mV dB, as expected from the statistical simulation of Fig. 11 .
IX. CONCLUSION
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